Yes, it is fine.

It is not necessary for the VIA to be fully covered by the conductive layers it is connected to. SENSE will recognize any partial overlap and build the 3D model accordingly.

Did this answer your question?